Skip to content
Gate-level design, cell selection, path balancing, and timing constraints.
👤 researcher ⏱ TBD🔧 draft🌐 public
#design-eda #logic
Owner: TBDUpdated: 2026-04-07Review due: 2026-10
Gate-level design, cell selection, path balancing, and timing constraints.